Compute Express Link (CXL™) Memory Module Base Standard

JESD317

Published: Mar 2023

This standard defines the specifications of interface parameters, signaling protocols, environmental requirements, packaging, and other features as reference for specific target implementations of CXL™-attached memory modules.

The purpose is to provide certain reference base targets for CXL™-attached memory modules to enable system design simplification, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

Committee(s): JC-45

Free download. Registration or required.

Document Information

Standards & Documents Assistance:

Published JEDEC documents on this website are self-service and searchable directly from the homepage by keyword or document number.

Click here for website or account help.

For other inquiries related to standards & documents email Angie Steigleman.