Standards & Documents Search

Displaying 21 - 33 of 33 documents. Show 5 | 10 | 20 results per page.

Title Document # Datesort ascending

Annex K, R/C K in 240-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800/PC3-14900/PC3-17000 DDR3 SDRAM Registered DIMM Design Specification (1Rx8 VLP).

 MODULE4.20.20.K May 2011

Release No. 21.
Item 2145.12A, 2145.30

Committee(s): JC-45, JC-45.1

JESD21-C Solid State Memory Documents Main Page

Free download. Registration or required.

Annex F, R/C F in 240-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800/PC3-14900/PC3-17000 DDR3 SDRAM Registered DIMM Design Specification

 MODULE4.20.20.F May 2011

Release No. 21
Item 2082.59, 2082.88

Committee(s): JC-45, JC-45.1

JESD21-C Solid State Memory Documents Main Page

Free download. Registration or required.

204-Pin EP3-6400/EP3-8500/EP3-10600/EP3-12800 DDR3 SDRAM 72b-SO-DIMM Design Specification

 MODULE4.20.21.B May 2011

Release No. 21
Item 2182.02

Committee(s): JC-45, JC-45.1

JESD21-C Solid State Memory Documents Main Page

Free download. Registration or required.

Annex H, R/C H, in 240-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registered DIMM Design Specification. Item 2156.08

 MODULE4.20.20.H Aug 2009

Release No. 19

Committee(s): JC-45, JC-45.1

JESD21-C Solid State Memory Documents Main Page

Free download. Registration or required.

Annex W, R/C W, in 240-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registered DIMM Design Specification. Item 2156.07

 MODULE4.20.20.W Aug 2009

Release No. 19

Committee(s): JC-45, JC-45.1

JESD21-C Solid State Memory Documents Main Page

Free download. Registration or required.

Annex Y, R/C Y, in 240-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registered DIMM Design Specification. Item 2156.06

 MODULE4.20.20.Y Aug 2009

Release No. 19

Committee(s): JC-45.1, JC-45

JESD21-C Solid State Memory Documents Main Page

Free download. Registration or required.

Annex D, R/C D, in 240-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registered DIMM Design Specification. Item 2082.22B

 MODULE4.20.20.D Feb 2009

Release No. 18

Committee(s): JC-45, JC-45.1

JESD21-C Solid State Memory Documents Main Page

Free download. Registration or required.

Annex G, R/C G, in 240-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registered DIMM Design Specification. Item 2082.24B

 MODULE4.20.20.G Feb 2009

Release No. 18

Committee(s): JC-45, JC-45.1

JESD21-C Solid State Memory Documents Main Page

Free download. Registration or required.

Annex M, R/C M, in 240-Pin PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Registered DIMM Design Specification. Item 2145.06A

 MODULE4.20.20.M Feb 2009

Release No. 18

Committee(s): JC-45, JC-45.1

JESD21-C Solid State Memory Documents Main Page

Free download. Registration or required.

STANDARD FOR DEFINITION OF CUA845 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS

 JESD82-21 Jan 2007

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a CUA845 PLL clock device for registered DDR2 DIMM applications.The purpose is to provide a standard for a CUA845 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

Committee(s): JC-40

Free download. Registration or required.

STANDARD FOR DEFINITION OF THE CUA877 AND CU2A877 PLL CLOCK DRIVERS FOR REGISTERED DDR2 DIMM APPLICATIONS

 JESD82-18A Jan 2007

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the CUA877 and CU2A877 PLL clock devices for registered DDR2 DIMM applications.The purpose is to provide a standard for the CUA877 and CU2A877 PLL clock devices, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

Committee(s): JC-40

Free download. Registration or required.

STANDARD FOR DEFINITION OF CUA878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS

 JESD82-15 Nov 2005

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a CUA878 PLL clock device for registered DDR2 DIMM applications. The purpose is to provide a standard for a CUA878 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

Committee(s): JC-40

Free download. Registration or required.

Registration - 200 pin DDR MiniDIMM. 0.60 mm Lead Centers. Item 11.14-069.

 MO-258-A Dec 2004

Committee(s): JC-11, JC-11.14

JEP95 Registrations Main Page

Free download. Registration or required.

Pages

Search by Keyword or Document Number

or Reset

Filter by keywords: