Main Memory: DDR4 & DDR5 SDRAM

Semiconductor memory plays an essential role in the development of countless electronic devices ranging from computers and gaming consoles to televisions and telecommunications products. JEDEC standards encompass virtually every key standard for semiconductor memory in the market today.

JEDEC DDR5

JEDEC published its widely-anticipated JESD79-5 DDR5 SDRAM standard in July 2020, and a second update, JESD79-5B, in August 2022. The standard addresses demand requirements being driven by intensive cloud and enterprise data center applications, providing developers with twice the performance and much improved power efficiency. JESD79-5B DDR5 is available for download from the JEDEC website. Read more about the DDR5 standard here.

JEDEC DDR4

First published in September 2012 and most recently updated in January 2020, the JEDEC DDR4 standard has been defined to provide higher performance, with improved reliability and reduced power, thereby representing a significant achievement relative to previous DRAM memory technologies. DDR4 (JESD79-4C) is available for download from the JEDEC website.

JC-42 Committee

Looking towards the future, JEDEC's JC-42 Committee for Solid State Memories stands at the forefront of the ongoing effort to produce next generation memory device standards. As with all JEDEC standards development activities, industry participation is welcome. Learn more about membership and join today.

Search by Keyword or Document Number

Recent Documents

JEDEC MODULE SIDEBAND BUS (SidebandBus)	JESD403-1B	Aug 2022
DDR5 SDRAM	JESD79-5B	Aug 2022
DDR5 Load Reduced (LRDIMM) and Registered Dual Inline Memory Module (RDIMM) Common Specification	JESD305	Jan 2022
DEFINITION OF THE SSTUA32S865 AND SSTUA32D865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS	JESD82-19A.01	Oct 2021
DEFINITION OF THE SSTU32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS	JESD82-10A.01	Oct 2021
DEFINITION OF THE SSTUB32868 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS	JESD82-14A.01	Oct 2021
DEFINITION OF THE SSTUA32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY TEST FOR DDR2 RDIMM APPLICATIONS	JESD82-16A.01	Oct 2021
DEFINITION OF SSTU32865 REGISTERED BUFFER WITH PARITY FOR 2R x 4 DDR2 RDIMM APPLICATIONS	JESD82-9B.01	Oct 2021
STANDARD FOR DEFINITION OF THE SSTV16859 2.5 V, 13-BIT TO 26-BIT SSTL_2 REGISTERED BUFFER FOR STACKED DDR DIMM APPLICATIONS:	JESD82-4B.01	Oct 2021
DDR4 SDRAM STANDARD	JESD79-4D	Jul 2021

Events and Meetings

JC-16,40,42,45,63,64	Maui	12 - 15 Dec 2022
JC-16,40,42,45,63,64	Seattle	6 - 9 Mar 2023
JC-16,40,42,45,63,64	Jeju	5 - 8 Jun 2023
JC-16,40,42,45,63,64	Vancouver	28 - 31 Aug 2023
JC-16,40,42,45,63,64	Maui	4 - 7 Dec 2023

JC-42	Solid State Memories
JC-42.2	High Bandwidth Memory (HBM)
JC-42.3	Dynamic RAMs (DDRx)
JC-42.3B	Functions, Features and Pinouts
JC-42.3C	DRAM Parametrics
JC-42.3D	DRAM Pinouts
JC-42.4	Non-Volatile Memory Devices
JC-42.6	Low Power Memories