Registered Outlines: JEP95

JEP95, JEDEC Registered and Standard Outlines for Solid State and Related Products, is a compilation of some 3000 pages of outline drawings for microelectronic packages including transistors, diodes, DIPS, chip carriers, sockets, and package interface BGA outlines in both inch and metric versions. There are over 500 registrations in all.

The JEDEC JC-11 Committee on Mechanical Standardization develops the outlines in JEP95 and is responsible for updating the publication.

An annual updating service for JEP95 is available by subscription. Subscribers receive periodic electronic updates for replacement or insertion into the hard copy JEP95. Each year approximately 4-6 updates are distributed.

A complete hard copy of JEP95 is available for purchase. The hard copy comes in two 4” wide 3-ring binders so that future updates can be added with ease. A master index is included.

JEDEC Design Guides (was JESD95-1, now section 4 in JEP95)
Carrier Outlines (CO)
Carrier Standards (CS)
Diode Outline (DO)
Gauge Standards (GS)
Microelectronic Outline (MO)
Microelectronic Standards (MS)
Performance Standards (PS)
Socket Outlines (SO)
Transistor Outline (TO)
Transistor Standards (TS)
Uncased Standards (US)

Search by Keyword or Document Number

Events and Meetings

JC-11 Webex 29 - 30 Nov 2023
JC-11 13 - 14 Mar 2024
JC-11 Denver 5 - 6 Jun 2024
JC-11 Montreal 28 - 29 Aug 2024
JEDEC Board of Directors Arlington 5 Nov 2024